mirror of
https://github.com/opnsense/src.git
synced 2026-05-28 04:12:45 -04:00
arm64: rockchip: correct reset value
If bit is 0 the reset is not asserted. Also register our self as a reset provider, this was commented in r352850 Reported by: mmel
This commit is contained in:
parent
2b2ad2d6c6
commit
d46c04051d
1 changed files with 3 additions and 4 deletions
|
|
@ -155,7 +155,7 @@ rk_cru_reset_is_asserted(device_t dev, intptr_t id, bool *reset)
|
|||
val = CCU_READ4(sc, reg);
|
||||
mtx_unlock(&sc->mtx);
|
||||
|
||||
*reset = true;
|
||||
*reset = false;
|
||||
if (val & (1 << bit))
|
||||
*reset = true;
|
||||
|
||||
|
|
@ -265,9 +265,8 @@ rk_cru_attach(device_t dev)
|
|||
|
||||
clk_set_assigned(dev, node);
|
||||
|
||||
/* If we have resets, register our self as a reset provider */
|
||||
/* if (sc->resets) */
|
||||
/* hwreset_register_ofw_provider(dev); */
|
||||
/* register our self as a reset provider */
|
||||
hwreset_register_ofw_provider(dev);
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in a new issue