upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-08 16:22:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

MFC: r206450

Browse source 
Correct the DCR_IPE macro to refer to the right bit. Also improve the
associated comment as besides US-IV+ these bits are only available with
US-III++, i.e. the 1.2GHz version of the US-III+.
This commit is contained in:
Marius Strobl 2010-05-02 16:46:20 +00:00
parent 2cf37e65a3
commit 9582607bb5
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
sys/sparc64/include/dcr.h
View file

@ -43,8 +43,8 @@
#define DCR_OBSDATA_CT_MASK \
(((1UL << DCR_OBSDATA_CT_BITS) - 1) << DCR_OBSDATA_SHIFT)
/* The following bits are valid for the UltraSPARC-III+/IV+ only. */
#define DCR_IPE (1UL << 5)
/* The following bits are valid for the UltraSPARC-III++/IV+ only. */
#define DCR_IPE (1UL << 2)
#define DCR_OBSDATA_CTP_BITS 6
#define DCR_OBSDATA_CTP_MASK \