mirror of
https://github.com/opnsense/src.git
synced 2026-06-13 10:40:19 -04:00
Adjust DMA alignment for USB stack.
It should be at least as large as the maximum value of caheline size for currently known CPUs. MFC after: 2 weeks
This commit is contained in:
parent
1c62664f24
commit
6507a8fecb
1 changed files with 1 additions and 0 deletions
|
|
@ -218,6 +218,7 @@ device uart_snps
|
|||
device pl011
|
||||
|
||||
# USB support
|
||||
options USB_HOST_ALIGN=64 # Align usb buffers to cache line size.
|
||||
device aw_usbphy # Allwinner USB PHY
|
||||
device rk_usb2phy # Rockchip USB2PHY
|
||||
device rk_typec_phy # Rockchip TypeC PHY
|
||||
|
|
|
|||
Loading…
Reference in a new issue