upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-28 04:12:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

PCI configuration mechanism now determined by a method, that doesn't

Browse source 
fail on new hardware (Compaq Prolinea and Compaq Prosignea), and that
doesn't erroneously identify old mech. 2 chip sets as using mech. 1.
(See section 3.6.4.1.1 of the PCI bus specs rev. 2.0)
This commit is contained in:
Stefan Eßer 1995-06-28 15:54:57 +00:00
parent 06cf932bcb
commit 0847c06d2e
6 changed files with 114 additions and 102 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

36
sys/amd64/pci/pci_bus.c
View file

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcibus.c,v 1.7 1995/03/22 19:51:59 se Exp $
** $Id: pcibus.c,v 1.8 1995/03/22 21:35:39 se Exp $
**
** pci bus subroutines for i386 architecture.
**
@ -139,6 +139,7 @@ DATA_SET (pcibus_set, i386pci);
#define CONF1_ENABLE 0x80000000ul
#define CONF1_ENABLE_CHK 0xF0000000ul
#define CONF1_ADDR_PORT 0x0cf8
#define CONF1_DATA_PORT 0x0cfc
@ -152,6 +153,23 @@ pcibus_setup (void)
{
u_long result, oldval;
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE_CHK);
outb (CONF1_ADDR_PORT +3, 0);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** Configuration mode 2 ?
**---------------------------------------
@ -165,22 +183,6 @@ pcibus_setup (void)
return;
};
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** No PCI bus available.
**---------------------------------------

36
sys/amd64/pci/pci_cfgreg.c
View file

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcibus.c,v 1.7 1995/03/22 19:51:59 se Exp $
** $Id: pcibus.c,v 1.8 1995/03/22 21:35:39 se Exp $
**
** pci bus subroutines for i386 architecture.
**
@ -139,6 +139,7 @@ DATA_SET (pcibus_set, i386pci);
#define CONF1_ENABLE 0x80000000ul
#define CONF1_ENABLE_CHK 0xF0000000ul
#define CONF1_ADDR_PORT 0x0cf8
#define CONF1_DATA_PORT 0x0cfc
@ -152,6 +153,23 @@ pcibus_setup (void)
{
u_long result, oldval;
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE_CHK);
outb (CONF1_ADDR_PORT +3, 0);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** Configuration mode 2 ?
**---------------------------------------
@ -165,22 +183,6 @@ pcibus_setup (void)
return;
};
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** No PCI bus available.
**---------------------------------------

36
sys/i386/isa/pcibus.c
View file

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcibus.c,v 1.7 1995/03/22 19:51:59 se Exp $
** $Id: pcibus.c,v 1.8 1995/03/22 21:35:39 se Exp $
**
** pci bus subroutines for i386 architecture.
**
@ -139,6 +139,7 @@ DATA_SET (pcibus_set, i386pci);
#define CONF1_ENABLE 0x80000000ul
#define CONF1_ENABLE_CHK 0xF0000000ul
#define CONF1_ADDR_PORT 0x0cf8
#define CONF1_DATA_PORT 0x0cfc
@ -152,6 +153,23 @@ pcibus_setup (void)
{
u_long result, oldval;
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE_CHK);
outb (CONF1_ADDR_PORT +3, 0);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** Configuration mode 2 ?
**---------------------------------------
@ -165,22 +183,6 @@ pcibus_setup (void)
return;
};
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** No PCI bus available.
**---------------------------------------

36
sys/i386/pci/pci_bus.c
View file

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcibus.c,v 1.7 1995/03/22 19:51:59 se Exp $
** $Id: pcibus.c,v 1.8 1995/03/22 21:35:39 se Exp $
**
** pci bus subroutines for i386 architecture.
**
@ -139,6 +139,7 @@ DATA_SET (pcibus_set, i386pci);
#define CONF1_ENABLE 0x80000000ul
#define CONF1_ENABLE_CHK 0xF0000000ul
#define CONF1_ADDR_PORT 0x0cf8
#define CONF1_DATA_PORT 0x0cfc
@ -152,6 +153,23 @@ pcibus_setup (void)
{
u_long result, oldval;
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE_CHK);
outb (CONF1_ADDR_PORT +3, 0);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** Configuration mode 2 ?
**---------------------------------------
@ -165,22 +183,6 @@ pcibus_setup (void)
return;
};
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** No PCI bus available.
**---------------------------------------

36
sys/i386/pci/pci_cfgreg.c
View file

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcibus.c,v 1.7 1995/03/22 19:51:59 se Exp $
** $Id: pcibus.c,v 1.8 1995/03/22 21:35:39 se Exp $
**
** pci bus subroutines for i386 architecture.
**
@ -139,6 +139,7 @@ DATA_SET (pcibus_set, i386pci);
#define CONF1_ENABLE 0x80000000ul
#define CONF1_ENABLE_CHK 0xF0000000ul
#define CONF1_ADDR_PORT 0x0cf8
#define CONF1_DATA_PORT 0x0cfc
@ -152,6 +153,23 @@ pcibus_setup (void)
{
u_long result, oldval;
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE_CHK);
outb (CONF1_ADDR_PORT +3, 0);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** Configuration mode 2 ?
**---------------------------------------
@ -165,22 +183,6 @@ pcibus_setup (void)
return;
};
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** No PCI bus available.
**---------------------------------------

36
sys/i386/pci/pci_pir.c
View file

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: pcibus.c,v 1.7 1995/03/22 19:51:59 se Exp $
** $Id: pcibus.c,v 1.8 1995/03/22 21:35:39 se Exp $
**
** pci bus subroutines for i386 architecture.
**
@ -139,6 +139,7 @@ DATA_SET (pcibus_set, i386pci);
#define CONF1_ENABLE 0x80000000ul
#define CONF1_ENABLE_CHK 0xF0000000ul
#define CONF1_ADDR_PORT 0x0cf8
#define CONF1_DATA_PORT 0x0cfc
@ -152,6 +153,23 @@ pcibus_setup (void)
{
u_long result, oldval;
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE_CHK);
outb (CONF1_ADDR_PORT +3, 0);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** Configuration mode 2 ?
**---------------------------------------
@ -165,22 +183,6 @@ pcibus_setup (void)
return;
};
/*---------------------------------------
** Configuration mode 1 ?
**---------------------------------------
*/
oldval = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, CONF1_ENABLE);
result = inl (CONF1_ADDR_PORT);
outl (CONF1_ADDR_PORT, oldval);
if (result == CONF1_ENABLE) {
pci_mechanism = 1;
pci_maxdevice = 32;
return;
};
/*---------------------------------------
** No PCI bus available.
**---------------------------------------