mirror of
https://github.com/opnsense/src.git
synced 2026-03-02 13:20:37 -05:00
e8b1516a8b
The only thing this phy needs that the ukphy driver doesn't provide is that the value in the proprietary Phy Control 2 Register must be saved before doing a soft reset and restored afterwards. Most modern phys have "sticky bits" for low-level config that survive a reset, but on this one the values in all registers go back to defaults, wiping out any board- specific config set up by the bootloader/bios/whatever. |
||
|---|---|---|
| .. | ||
| acphy.c | ||
| acphyreg.h | ||
| amphy.c | ||
| amphyreg.h | ||
| atphy.c | ||
| atphyreg.h | ||
| axphy.c | ||
| bmtphy.c | ||
| bmtphyreg.h | ||
| brgphy.c | ||
| brgphyreg.h | ||
| ciphy.c | ||
| ciphyreg.h | ||
| e1000phy.c | ||
| e1000phyreg.h | ||
| gentbi.c | ||
| icsphy.c | ||
| icsphyreg.h | ||
| ip1000phy.c | ||
| ip1000phyreg.h | ||
| jmphy.c | ||
| jmphyreg.h | ||
| lxtphy.c | ||
| lxtphyreg.h | ||
| micphy.c | ||
| mii.c | ||
| mii.h | ||
| mii_bitbang.c | ||
| mii_bitbang.h | ||
| mii_physubr.c | ||
| miibus_if.m | ||
| miidevs | ||
| miivar.h | ||
| mlphy.c | ||
| nsgphy.c | ||
| nsgphyreg.h | ||
| nsphy.c | ||
| nsphyreg.h | ||
| nsphyter.c | ||
| nsphyterreg.h | ||
| pnaphy.c | ||
| qsphy.c | ||
| qsphyreg.h | ||
| rdcphy.c | ||
| rdcphyreg.h | ||
| rgephy.c | ||
| rgephyreg.h | ||
| rlphy.c | ||
| rlswitch.c | ||
| smcphy.c | ||
| smscphy.c | ||
| tdkphy.c | ||
| tdkphyreg.h | ||
| tlphy.c | ||
| tlphyreg.h | ||
| truephy.c | ||
| truephyreg.h | ||
| ukphy.c | ||
| ukphy_subr.c | ||
| xmphy.c | ||
| xmphyreg.h | ||