mirror of
https://github.com/opnsense/src.git
synced 2026-04-24 23:57:30 -04:00
doesn't automatically clear when VDD rises above Vlow again and needs to be cleared manually. However, apparently this needs all of the time registers to be set, i.e. pcf8563_settime(), and not just PCF8563_R_SECOND in order for PCF8563_R_SECOND_VL to stick. Thus, we just issue a warning during pcf8563_attach() rather than failing with ENXIO in case it is set. MFC after: 3 days |
||
|---|---|---|
| .. | ||
| ad7417.c | ||
| ad7418.c | ||
| ds133x.c | ||
| ds1374.c | ||
| ds1631.c | ||
| ds1672.c | ||
| ds1775.c | ||
| icee.c | ||
| if_ic.c | ||
| iic.c | ||
| iic.h | ||
| iicbb.c | ||
| iicbb_if.m | ||
| iicbus.c | ||
| iicbus.h | ||
| iicbus_if.m | ||
| iicoc.c | ||
| iicoc.h | ||
| iiconf.c | ||
| iiconf.h | ||
| iicsmb.c | ||
| max6690.c | ||
| pcf8563.c | ||
| pcf8563reg.h | ||
| s35390a.c | ||