mirror of
https://github.com/opnsense/src.git
synced 2026-06-11 01:30:30 -04:00
MSI are implemented via software interrupt. PCIe cards will write into software interrupt register which will cause inbound shared interrupt which will be interpreted as a MSI. Obtained from: Marvell, Semihalf |
||
|---|---|---|
| .. | ||
| arm | ||
| at91 | ||
| broadcom/bcm2835 | ||
| compile | ||
| conf | ||
| econa | ||
| include | ||
| lpc | ||
| mv | ||
| s3c2xx0 | ||
| sa11x0 | ||
| tegra | ||
| ti | ||
| xscale | ||