mirror of
https://github.com/opnsense/src.git
synced 2026-03-10 10:13:20 -04:00
318b02fdb9
workalike chips (Macronix 98713A/98715 and PNIC II). Timing is somewhat critical: you need to bring the link as soon as possible after NWAY is done, and the old one second polling interval was too long. Now we poll every 10th of a second until NWAY completes (at which point we return to the 1 second interval again to keep an eye on the link state). I tested all the other cards I had on hand to make sure I didn't bust any of them and they seem to work (including the MII-based 21143 card). This should fix some autoneg problems with DE500-BA cards and the built-in 10/100 ethernet on some alpha systems. (Now before anyone asks why I never noticed this before, the old code worked just find with the Intel swich I used for testing back in NY. Apparently not all switches are as picky about the timing.) |
||
|---|---|---|
| .. | ||
| amphy.c | ||
| amphyreg.h | ||
| brgphy.c | ||
| brgphyreg.h | ||
| dcphy.c | ||
| devlist2h.awk | ||
| exphy.c | ||
| Makefile.miidevs | ||
| mii.c | ||
| mii.h | ||
| mii_physubr.c | ||
| miibus_if.m | ||
| miidevs | ||
| miidevs.h | ||
| miivar.h | ||
| mlphy.c | ||
| nsphy.c | ||
| nsphyreg.h | ||
| pnphy.c | ||
| rlphy.c | ||
| tlphy.c | ||
| tlphyreg.h | ||
| ukphy.c | ||
| ukphy_subr.c | ||
| xmphy.c | ||
| xmphyreg.h | ||