mirror of
https://github.com/opnsense/src.git
synced 2026-04-24 15:48:48 -04:00
introduced with the IvyBridge CPUs. Provide the definitions for new bits in CR3 and CR4 registers. Tested by: avg, Michael Moll <kvedulv@kvedulv.de> MFC after: 2 weeks |
||
|---|---|---|
| .. | ||
| acpica | ||
| bios | ||
| cpufreq | ||
| include | ||
| isa | ||
| pci | ||
| x86 | ||