mirror of
https://github.com/opnsense/src.git
synced 2026-04-24 15:48:48 -04:00
Please note - this doesn't in any way constitute a full DFS implementation, it merely adds the relevant capability bits and radar detection threshold register access. The particulars: * Add new capability bits outlining what the DFS capabilities are of the various chipsets. * Add HAL methods to set and get the radar related register values. * Add AR5212 and AR5416+ DFS radar related register value routines. * Add a missing HAL phy error code that's related to radar event processing. * Add HAL_PHYERR_PARAM, a data type that encapsulates the radar register values. The AR5212 routines are just for completeness. The AR5416 routines are a super-set of those; I may later on do a drive-by pass to tidy up duplicate code. Obtained from: Linux, Atheros |
||
|---|---|---|
| .. | ||
| ath_hal | ||
| ath_rate | ||
| ah_osdep.c | ||
| ah_osdep.h | ||
| if_ath.c | ||
| if_ath_ahb.c | ||
| if_ath_debug.c | ||
| if_ath_debug.h | ||
| if_ath_keycache.c | ||
| if_ath_keycache.h | ||
| if_ath_misc.h | ||
| if_ath_pci.c | ||
| if_ath_sysctl.c | ||
| if_ath_sysctl.h | ||
| if_ath_tx.c | ||
| if_ath_tx.h | ||
| if_ath_tx_ht.c | ||
| if_ath_tx_ht.h | ||
| if_athioctl.h | ||
| if_athrate.h | ||
| if_athvar.h | ||