mirror of
https://github.com/opnsense/src.git
synced 2026-05-04 17:05:14 -04:00
For some reason 32-bit PIO writes are not working on 6Gbit/s Intel SATA ports, while 16/32-bit PIO reads and 16-bit PIO writes are working fine. 3Gbit/s ports on the same controllers have no this problem. Workaround this by disabling 32-bit PIO for all Intel controllers that may have 6Gbit/s ports. It halves PIO performance from 6MB/s to 3MB/s, but who bother about speed of such rare and slow mode, which is also highly discouraged by SATA specifications? MFC after: 2 weeks |
||
|---|---|---|
| .. | ||
| ata-acard.c | ||
| ata-acerlabs.c | ||
| ata-amd.c | ||
| ata-ati.c | ||
| ata-cenatek.c | ||
| ata-cypress.c | ||
| ata-cyrix.c | ||
| ata-fsl.c | ||
| ata-highpoint.c | ||
| ata-intel.c | ||
| ata-ite.c | ||
| ata-jmicron.c | ||
| ata-marvell.c | ||
| ata-micron.c | ||
| ata-national.c | ||
| ata-netcell.c | ||
| ata-nvidia.c | ||
| ata-promise.c | ||
| ata-serverworks.c | ||
| ata-siliconimage.c | ||
| ata-sis.c | ||
| ata-via.c | ||