upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-03-25 04:03:09 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

MFC r204647:

Browse source 
Remove programming LED register and enable 25MHz TX clock for
  88E1149 PHY. This will fix intermittent watchdog timeouts as well
  as very slow network performance on 88E8072 Yukon Extreme.

  PR:	kern/144148
This commit is contained in:
Pyun YongHyeon 2010-03-10 22:21:07 +00:00
parent 7a547c991a
commit f4153ff1ea
1 changed files with 0 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
sys/dev/mii/e1000phy.c
View file

@ -276,7 +276,6 @@ e1000phy_reset(struct mii_softc *sc)
case MII_MODEL_MARVELL_E1118:
break;
case MII_MODEL_MARVELL_E1116:
case MII_MODEL_MARVELL_E1149:
page = PHY_READ(sc, E1000_EADR);
/* Select page 3, LED control register. */
PHY_WRITE(sc, E1000_EADR, 3);