upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-10 09:11:07 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fix typos.

Browse source 
Reported by:	Harald Servat <redcrash at gmail dot com>
This commit is contained in:
Joseph Koshy 2009-08-23 05:47:33 +00:00
parent 86567e4164
commit f20a61ffe6
3 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
lib/libpmc/pmc.3
View file

@ -187,7 +187,7 @@ enumeration.
Supported PMC kinds include:
.Bl -tag -width "Li PMC_CLASS_IAF" -compact
.It Li PMC_CLASS_IAF
Fixed function hardwre counters presents in CPUs conforming to the
Fixed function hardware counters presents in CPUs conforming to the
.Tn Intel
performance measurement architecture version 2 and later.
.It Li PMC_CLASS_IAP

4
lib/libpmc/pmc.atom.3
View file

@ -222,7 +222,7 @@ Measure CMP2S snoops.
.Pp
The default is to measure both snoops.
.Ss Event Specifiers (Programmable PMCs)
Core2 programmable PMCs support the following events:
Atom programmable PMCs support the following events:
.Bl -tag -width indent
.It Li BACLEARS
.Pq Event E6H , Umask 01H
@ -576,7 +576,7 @@ The number of transitions from floating point instructions to MMX
instructions.
.It Li HW_INT_RCV
.Pq Event C8H , Umask 00H
The number of hardware interrupts recieved.
The number of hardware interrupts received.
.It Li ICACHE.ACCESSES
.Pq Event 80H , Umask 03H
The number of instruction fetches.

2
lib/libpmc/pmc.core2.3
View file

@ -544,7 +544,7 @@ The number of transitions from floating point instructions to MMX
instructions.
.It Li HW_INT_RCV
.Pq Event C8H , Umask 00H
The number of hardware interrupts recieved.
The number of hardware interrupts received.
.It Li IDLE_DURING_DIV
.Pq Event 18H , Umask 00H
The number of cycles the divider is busy and no other execution unit