upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-09 08:43:19 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

ig4(4): Add several PCI IDs for Intel Jasper Lake controllers

Browse source 
The first added ID was found in a Asus E510KA laptop by the reporter.
They tested the patch successfully: with that patch, the Elantech
touchpad was properly detected and worked fine.

Other PCI IDs were not tested but they are from the same family.

Reported by:	Lukas Friedrich
Tested by:	Lukas Friedrich
Reviewed by:	wulf
MFC after:	3 days
Differential Revision: https://reviews.freebsd.org/D49879
This commit is contained in:
Jean-Sébastien Pédron 2025-04-17 12:02:15 +02:00
parent 354fb783e6
commit efedac28c7
No known key found for this signature in database
GPG key ID: 39E99761A5FD94CC
1 changed files with 12 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
sys/dev/ichiic/ig4_pci.c
View file

@ -148,6 +148,12 @@ static int ig4iic_pci_detach(device_t dev);
#define PCI_CHIP_GEMINILAKE_I2C_5 0x31b68086
#define PCI_CHIP_GEMINILAKE_I2C_6 0x31b88086
#define PCI_CHIP_GEMINILAKE_I2C_7 0x31ba8086
#define PCI_CHIP_JASPERLAKE_I2C_0 0x4de88086
#define PCI_CHIP_JASPERLAKE_I2C_1 0x4de98086
#define PCI_CHIP_JASPERLAKE_I2C_2 0x4dea8086
#define PCI_CHIP_JASPERLAKE_I2C_3 0x4deb8086
#define PCI_CHIP_JASPERLAKE_I2C_4 0x4dc58086
#define PCI_CHIP_JASPERLAKE_I2C_5 0x4dc68086
#define PCI_CHIP_ALDERLAKE_P_I2C_0 0x51e88086
#define PCI_CHIP_ALDERLAKE_P_I2C_1 0x51e98086
#define PCI_CHIP_ALDERLAKE_P_I2C_2 0x51ea8086
@ -272,6 +278,12 @@ static struct ig4iic_pci_device ig4iic_pci_devices[] = {
{ PCI_CHIP_GEMINILAKE_I2C_5, "Intel Gemini Lake I2C Controller-5", IG4_GEMINILAKE},
{ PCI_CHIP_GEMINILAKE_I2C_6, "Intel Gemini Lake I2C Controller-6", IG4_GEMINILAKE},
{ PCI_CHIP_GEMINILAKE_I2C_7, "Intel Gemini Lake I2C Controller-7", IG4_GEMINILAKE},
{ PCI_CHIP_JASPERLAKE_I2C_0, "Intel Jasper Lake I2C Controller-0", IG4_TIGERLAKE},
{ PCI_CHIP_JASPERLAKE_I2C_1, "Intel Jasper Lake I2C Controller-1", IG4_TIGERLAKE},
{ PCI_CHIP_JASPERLAKE_I2C_2, "Intel Jasper Lake I2C Controller-2", IG4_TIGERLAKE},
{ PCI_CHIP_JASPERLAKE_I2C_3, "Intel Jasper Lake I2C Controller-3", IG4_TIGERLAKE},
{ PCI_CHIP_JASPERLAKE_I2C_4, "Intel Jasper Lake I2C Controller-4", IG4_TIGERLAKE},
{ PCI_CHIP_JASPERLAKE_I2C_5, "Intel Jasper Lake I2C Controller-5", IG4_TIGERLAKE},
{ PCI_CHIP_ALDERLAKE_P_I2C_0, "Intel Alder Lake-P I2C Controller-0", IG4_TIGERLAKE},
{ PCI_CHIP_ALDERLAKE_P_I2C_1, "Intel Alder Lake-P I2C Controller-1", IG4_TIGERLAKE},
{ PCI_CHIP_ALDERLAKE_P_I2C_2, "Intel Alder Lake-P I2C Controller-2", IG4_TIGERLAKE},