upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-09 08:43:19 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Disable I/O port accesses in case the BIOS enabled them.

Browse source 
Clear all output lines except ATN and ACK when waiting
for target phase change.

Submitted by:	wolf (Wolfgang Stanglmeier)
This commit is contained in:
Stefan Eßer 1995-02-04 14:02:44 +00:00
parent fabf3fb247
commit ee1b86ffbd
1 changed files with 22 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

26
sys/pci/ncr.c
View file

@ -1,6 +1,6 @@
/**************************************************************************
**
** $Id: ncr.c,v 1.16 1995/02/02 13:12:15 davidg Exp $
** $Id: ncr.c,v 1.17 1995/02/02 15:50:57 se Exp $
**
** Device driver for the NCR 53C810 PCI-SCSI-Controller.
**
@ -44,7 +44,7 @@
***************************************************************************
*/
#define NCR_PATCHLEVEL "pl6 95/02/02"
#define NCR_PATCHLEVEL "pl8 95/02/04"
#define NCR_VERSION (2)
#define MAX_UNITS (16)
@ -1121,7 +1121,7 @@ struct script {
ncrcmd prepare2 [ 24];
ncrcmd setmsg [ 5];
ncrcmd clrack [ 2];
ncrcmd dispatch [ 31];
ncrcmd dispatch [ 33];
ncrcmd no_data [ 17];
ncrcmd checkatn [ 10];
ncrcmd command [ 15];
@ -1231,7 +1231,7 @@ static void ncr_attach (pcici_t tag, int unit);
static char ident[] =
"\n$Id: ncr.c,v 1.16 1995/02/02 13:12:15 davidg Exp $\n";
"\n$Id: ncr.c,v 1.17 1995/02/02 15:50:57 se Exp $\n";
u_long ncr_version = NCR_VERSION
+ (u_long) sizeof (struct ncb)
@ -1689,6 +1689,11 @@ static struct script script0 = {
0,
SCR_INT ^ IFTRUE (DATA (HS_NEGOTIATE)),
SIR_NEGO_FAILED,
/*
** remove bogus output signals
*/
SCR_REG_REG (socl, SCR_AND, CACK|CATN),
0,
SCR_RETURN ^ IFTRUE (WHEN (SCR_DATA_OUT)),
0,
SCR_RETURN ^ IFTRUE (IF (SCR_DATA_IN)),
@ -3233,6 +3238,19 @@ static void ncr_attach (pcici_t config_id, int unit)
bzero (np, sizeof (*np));
np->unit = unit;
/*
** Enables:
** response to memory addresses.
** devices bus master ability.
**
** DISABLEs:
** response to io addresses.
** usage of "Write and invalidate" cycles.
*/
(void) pci_conf_write (config_id, PCI_COMMAND_STATUS_REG,
PCI_COMMAND_MEM_ENABLE|PCI_COMMAND_MASTER_ENABLE);
/*
** Try to map the controller chip to
** virtual and physical memory.