upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-11 09:41:03 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

qcom_dwc3: update naming to match the later device tree drops.

Browse source 
The device tree renamed master -> core, so rename the fields here.

Locally tested:

* IPQ4019, ASUS RT-AC58U, USB works (enough for umass!)

Differential Revision:	https://reviews.freebsd.org/D49684
Reviewed by:	manu
This commit is contained in:
Adrian Chadd 2025-04-05 13:30:13 -07:00
parent 7fead5f144
commit dc1d78b2c2
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
sys/dev/qcom_dwc3/qcom_dwc3.c
View file

@ -58,7 +58,7 @@ static struct ofw_compat_data compat_data[] = {
struct qcom_dwc3_softc {
struct simplebus_softc sc;
device_t dev;
clk_t clk_master;
clk_t clk_core;
clk_t clk_sleep;
clk_t clk_mock_utmi;
int type;
@ -98,8 +98,8 @@ qcom_dwc3_attach(device_t dev)
sc->type = ofw_bus_search_compatible(dev, compat_data)->ocd_data;
/* Mandatory clocks */
if (clk_get_by_ofw_name(dev, 0, "master", &sc->clk_master) != 0) {
device_printf(dev, "Cannot get master clock\n");
if (clk_get_by_ofw_name(dev, 0, "core", &sc->clk_core) != 0) {
device_printf(dev, "Cannot get core clock\n");
return (ENXIO);
}
@ -121,10 +121,10 @@ qcom_dwc3_attach(device_t dev)
/*
* Now, iterate over the clocks and enable them.
*/
err = clk_enable(sc->clk_master);
err = clk_enable(sc->clk_core);
if (err != 0) {
device_printf(dev, "Could not enable clock %s\n",
clk_get_name(sc->clk_master));
clk_get_name(sc->clk_core));
return (ENXIO);
}
err = clk_enable(sc->clk_sleep);