mirror of
https://github.com/opnsense/src.git
synced 2026-06-08 16:22:46 -04:00
Mention softfloat and hardfloat supports for RISC-V.
Reviewed by: br
This commit is contained in:
parent
0149d3d476
commit
cb8c6df463
1 changed files with 3 additions and 2 deletions
|
|
@ -26,7 +26,7 @@
|
|||
.\"
|
||||
.\" $FreeBSD$
|
||||
.\"
|
||||
.Dd October 20, 2016
|
||||
.Dd January 21, 2017
|
||||
.Dt ARCH 7
|
||||
.Os
|
||||
.Sh NAME
|
||||
|
|
@ -135,7 +135,8 @@ On all supported architectures,
|
|||
.It mips64hf Ta hard Ta identical to double
|
||||
.It powerpc Ta hard Ta hard, double precision
|
||||
.It powerpc64 Ta hard Ta hard, double precision
|
||||
.It riscv Ta
|
||||
.It riscv64 Ta hard Ta hard, double precision
|
||||
.It riscv64sf Ta soft Ta soft, double precision
|
||||
.It sparc64 Ta hard Ta hard, quad precision
|
||||
.El
|
||||
.Ss Predefined Macros
|
||||
|
|
|
|||
Loading…
Reference in a new issue