upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-04-04 17:05:14 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fix the name of the arm64 SCTLR_E0E register

Browse source 
The character between the E's was the letter O, however in the Arm
Documentation and XML the character is the number 0 (zero).

Sponsored by:	The FreeBSD Foundation
This commit is contained in:
Andrew Turner 2021-07-07 23:12:50 +00:00
parent 7312e4e5cf
commit c0edde3021
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
sys/arm64/arm64/locore.S
View file

@ -727,7 +727,7 @@ sctlr_set:
SCTLR_M | SCTLR_CP15BEN)
sctlr_clear:
/* Bits to clear */
.quad (SCTLR_EE | SCTLR_EOE | SCTLR_IESB | SCTLR_WXN | SCTLR_UMA | \
.quad (SCTLR_EE | SCTLR_E0E | SCTLR_IESB | SCTLR_WXN | SCTLR_UMA | \
SCTLR_ITD | SCTLR_A)
LEND(start_mmu)

2
sys/arm64/include/armreg.h
View file

@ -831,7 +831,7 @@
#define SCTLR_IESB 0x00200000 /* ARMv8.2 */
/* Bit 22 is reserved */
#define SCTLR_SPAN 0x00800000 /* ARMv8.1 */
#define SCTLR_EOE 0x01000000
#define SCTLR_E0E 0x01000000
#define SCTLR_EE 0x02000000
#define SCTLR_UCI 0x04000000
#define SCTLR_EnDA 0x08000000 /* ARMv8.3 */