upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-04-22 14:49:36 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Make sure to set the DMA transfer length register, plus one

Browse source 
small style fix.

Submitted by:	Thomas Nystrom <thn@saeab.se>
This commit is contained in:
Mike Silbersack 2002-08-05 13:24:06 +00:00
parent 42a389ac3e
commit aff8da7074
2 changed files with 12 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
sys/dev/vr/if_vr.c
View file

@ -1406,8 +1406,13 @@ static void vr_init(xsc)
*/
for (i = 0; i < ETHER_ADDR_LEN; i++)
CSR_WRITE_1(sc, VR_PAR0 + i, sc->arpcom.ac_enaddr[i]);
/* Set DMA size */
VR_CLRBIT(sc, VR_BCR0, VR_BCR0_DMA_LENGTH);
VR_SETBIT(sc, VR_BCR0, VR_BCR0_DMA_STORENFWD);
/* BCR0 and BCR1 can override the RXCFG and TXCFG registers,
/*
* BCR0 and BCR1 can override the RXCFG and TXCFG registers,
* so we must set both.
*/
VR_CLRBIT(sc, VR_BCR0, VR_BCR0_RX_THRESH);

7
sys/pci/if_vr.c
View file

@ -1406,8 +1406,13 @@ static void vr_init(xsc)
*/
for (i = 0; i < ETHER_ADDR_LEN; i++)
CSR_WRITE_1(sc, VR_PAR0 + i, sc->arpcom.ac_enaddr[i]);
/* Set DMA size */
VR_CLRBIT(sc, VR_BCR0, VR_BCR0_DMA_LENGTH);
VR_SETBIT(sc, VR_BCR0, VR_BCR0_DMA_STORENFWD);
/* BCR0 and BCR1 can override the RXCFG and TXCFG registers,
/*
* BCR0 and BCR1 can override the RXCFG and TXCFG registers,
* so we must set both.
*/
VR_CLRBIT(sc, VR_BCR0, VR_BCR0_RX_THRESH);