upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-09 08:43:19 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Merge from sys/i386/isa/clock.c revision 1.145.

Browse source
This commit is contained in:
KATO Takenori 1999-09-04 01:39:52 +00:00
parent 4fcaaf69e7
commit acd0dd6ce1
3 changed files with 30 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
sys/pc98/cbus/clock.c
View file

@ -95,6 +95,11 @@
#include <i386/isa/intr_machdep.h>
#include "mca.h"
#if NMCA > 0
#include <i386/isa/mca_machdep.h>
#endif
#ifdef SMP
#define disable_intr() CLOCK_DISABLE_INTR()
#define enable_intr() CLOCK_ENABLE_INTR()
@ -283,6 +288,11 @@ clkintr(struct clockframe frame)
}
break;
}
#if NMCA > 0
/* Reset clock interrupt by asserting bit 7 of port 0x61 */
if (MCA_system)
outb(0x61, inb(0x61) | 0x80);
#endif
}
/*

10
sys/pc98/cbus/pcrtc.c
View file

@ -95,6 +95,11 @@
#include <i386/isa/intr_machdep.h>
#include "mca.h"
#if NMCA > 0
#include <i386/isa/mca_machdep.h>
#endif
#ifdef SMP
#define disable_intr() CLOCK_DISABLE_INTR()
#define enable_intr() CLOCK_ENABLE_INTR()
@ -283,6 +288,11 @@ clkintr(struct clockframe frame)
}
break;
}
#if NMCA > 0
/* Reset clock interrupt by asserting bit 7 of port 0x61 */
if (MCA_system)
outb(0x61, inb(0x61) | 0x80);
#endif
}
/*

10
sys/pc98/pc98/clock.c
View file

@ -95,6 +95,11 @@
#include <i386/isa/intr_machdep.h>
#include "mca.h"
#if NMCA > 0
#include <i386/isa/mca_machdep.h>
#endif
#ifdef SMP
#define disable_intr() CLOCK_DISABLE_INTR()
#define enable_intr() CLOCK_ENABLE_INTR()
@ -283,6 +288,11 @@ clkintr(struct clockframe frame)
}
break;
}
#if NMCA > 0
/* Reset clock interrupt by asserting bit 7 of port 0x61 */
if (MCA_system)
outb(0x61, inb(0x61) | 0x80);
#endif
}
/*