mirror of
https://github.com/opnsense/src.git
synced 2026-05-28 04:12:45 -04:00
Due to possible PCI bus lock-up issues fxp(4) didn't perform full
hardware reset in attach phase. Selective reset does not clear configured parameters so I think full hardware reset is required. To prevent PCI bus lock-up, do selective reset first which will get off the controller from PCI bus and request software reset after selective reset. Software reset will unmask interrupts so disable it after the reset.
This commit is contained in:
parent
a2057a72e9
commit
a996f02399
1 changed files with 5 additions and 1 deletions
|
|
@ -466,10 +466,14 @@ fxp_attach(device_t dev)
|
|||
}
|
||||
|
||||
/*
|
||||
* Reset to a stable state.
|
||||
* Put CU/RU idle state and prepare full reset.
|
||||
*/
|
||||
CSR_WRITE_4(sc, FXP_CSR_PORT, FXP_PORT_SELECTIVE_RESET);
|
||||
DELAY(10);
|
||||
/* Full reset and disable interrupts. */
|
||||
CSR_WRITE_4(sc, FXP_CSR_PORT, FXP_PORT_SOFTWARE_RESET);
|
||||
DELAY(10);
|
||||
CSR_WRITE_1(sc, FXP_CSR_SCB_INTRCNTL, FXP_SCB_INTR_DISABLE);
|
||||
|
||||
/*
|
||||
* Find out how large of an SEEPROM we have.
|
||||
|
|
|
|||
Loading…
Reference in a new issue