upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-28 04:12:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

arm64: Use store-pair to zero the kernel bss

Browse source 
While this won't be noticed by most users the time to zero the bss
while using instruction tracing in the Arm FVP models (simulators) is
noticeable.

Reduce this time by using a store-pair instruction to double the size
of memory we zero on each iteration of the loop.

Sponsored by:	Arm Ltd
Differential Revision:	https://reviews.freebsd.org/D42733

(cherry picked from commit f1bc3750cf9a6623b0c0861984ef2a8ac966a4e3)
This commit is contained in:
Andrew Turner 2024-08-20 18:14:28 +01:00
parent e95c22c413
commit a194eabe08
2 changed files with 3 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
sys/arm64/arm64/locore.S
View file

@ -109,7 +109,7 @@ virtdone:
ldr x15, .Lbss
ldr x14, .Lend
1:
str xzr, [x15], #8
stp xzr, xzr, [x15], #16
cmp x15, x14
b.lo 1b

3
sys/conf/ldscript.arm64
View file

@ -119,6 +119,7 @@ SECTIONS
.sdata : { *(.sdata) }
_edata = .;
PROVIDE (edata = .);
. = ALIGN(16);
__bss_start = .;
.sbss : { *(.sbss) *(.scommon) }
.bss :
@ -126,7 +127,7 @@ SECTIONS
*(.dynbss)
*(.bss)
*(COMMON)
. = ALIGN(8);
. = ALIGN(16);
__bss_end = .;
/* A section for the initial page table, it doesn't need to be in the
kernel file, however unlike normal .bss entries should not be zeroed