upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-28 04:12:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

x86 specialreg: add bit masks definitions for EFER features

Browse source 
(cherry picked from commit 6308db659f2ad45b30bbf1d9c47abdc97d14ebb0)
This commit is contained in:
Konstantin Belousov 2024-10-24 02:21:11 +03:00
parent 6f26bce468
commit a00d2dd061
1 changed files with 3 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
sys/x86/include/specialreg.h
View file

@ -107,6 +107,9 @@
#define EFER_FFXSR 0x000004000 /* Fast FXSAVE/FSRSTOR */
#define EFER_TCE 0x000008000 /* Translation Cache Extension */
#define EFER_MCOMMIT 0x000020000 /* Enable MCOMMIT (AMD) */
#define EFER_INTWB 0x000040000 /* Interruptible WBINVD */
#define EFER_UAIE 0x000100000 /* Upper Address Ignore */
#define EFER_AIBRSE 0x000200000 /* Automatic IBRS */
/*
* Intel Extended Features registers