upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-28 04:12:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Remove code under PMAP_CACHE_VIVT that is not compiled anymore.

Browse source 
This is for ARMv4/ARMv5 and it doesn't belong in ARMv6 code.

Reviewed by:	ian
This commit is contained in:
Rui Paulo 2014-04-05 18:13:28 +00:00
parent cf57243a46
commit 9fe6f910fd
3 changed files with 0 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
sys/arm/arm/cpufunc_asm_arm11.S
View file

@ -44,12 +44,6 @@ __FBSDID("$FreeBSD$");
* addresses that are about to change.
*/
ENTRY(arm11_setttb)
#ifdef PMAP_CACHE_VIVT
stmfd sp!, {r0, lr}
bl _C_LABEL(armv5_idcache_wbinv_all)
ldmfd sp!, {r0, lr}
#endif
mcr p15, 0, r0, c2, c0, 0 /* load new TTB */
mcr p15, 0, r0, c8, c7, 0 /* invalidate I+D TLBs */

5
sys/arm/arm/cpufunc_asm_arm11x6.S
View file

@ -114,12 +114,7 @@ __FBSDID("$FreeBSD$");
#endif
ENTRY(arm11x6_setttb)
#ifdef PMAP_CACHE_VIVT
Flush_D_cache(r1)
Invalidate_I_cache(r1, r2)
#else
mov r1, #0
#endif
mcr p15, 0, r0, c2, c0, 0 /* load new TTB */
mcr p15, 0, r1, c8, c7, 0 /* invalidate I+D TLBs */
mcr p15, 0, r1, c7, c10, 4 /* drain write buffer */

4
sys/arm/arm/cpufunc_asm_armv6.S
View file

@ -49,10 +49,6 @@
* addresses that are about to change.
*/
ENTRY(armv6_setttb)
#ifdef PMAP_CACHE_VIVT
mcr p15, 0, r0, c7, c5, 0 /* Flush I cache */
mcr p15, 0, r0, c7, c14, 0 /* clean and invalidate D cache */
#endif
mcr p15, 0, r0, c7, c10, 4 /* drain the write buffer */
mcr p15, 0, r0, c2, c0, 0 /* load new TTB */