upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-08 16:22:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

When entering the kernel with the MMU off assume we are running from a

Browse source 
va == pa map.

I'm not sure the code would work if we are not running from the identity
map as the ARM core may attempt to read the next instruction from an
invalid memory location.
This commit is contained in:
Andrew Turner 2014-09-07 21:46:54 +00:00
parent 082afa63f6
commit 89fd02846e
1 changed files with 2 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
sys/arm/arm/locore.S
View file

@ -127,10 +127,6 @@ Lram_offset: .word from_ram-_C_LABEL(_start)
from_ram:
nop
#endif
adr r7, Lunmapped
bic r7, r7, #0xf0000000
orr r7, r7, #PHYSADDR
disable_mmu:
/* Disable MMU for a while */
@ -144,7 +140,8 @@ disable_mmu:
nop
nop
nop
mov pc, r7
CPWAIT(r0)
Lunmapped:
/*
* Build page table from scratch.