mirror of
https://github.com/opnsense/src.git
synced 2026-05-28 04:12:45 -04:00
Add some definitions for the bits in root control and status PCIe cap
registers. Reviewed by: jhb Sponsored by: The FreeBSD Foundation MFC after: 1 week
This commit is contained in:
parent
feb96b46a2
commit
83cc1cfaea
1 changed files with 9 additions and 0 deletions
|
|
@ -762,8 +762,17 @@
|
|||
#define PCIEM_SLOT_STA_EIS 0x0080
|
||||
#define PCIEM_SLOT_STA_DLLSC 0x0100
|
||||
#define PCIER_ROOT_CTL 0x1c
|
||||
#define PCIEM_ROOT_CTL_SERR_CORR 0x0001
|
||||
#define PCIEM_ROOT_CTL_SERR_NONFATAL 0x0002
|
||||
#define PCIEM_ROOT_CTL_SERR_FATAL 0x0004
|
||||
#define PCIEM_ROOT_CTL_PME 0x0008
|
||||
#define PCIEM_ROOT_CTL_CRS_VIS 0x0010
|
||||
#define PCIER_ROOT_CAP 0x1e
|
||||
#define PCIEM_ROOT_CAP_CRS_VIS 0x0001
|
||||
#define PCIER_ROOT_STA 0x20
|
||||
#define PCIEM_ROOT_STA_PME_REQID_MASK 0x0000ffff
|
||||
#define PCIEM_ROOT_STA_PME_STATUS 0x00010000
|
||||
#define PCIEM_ROOT_STA_PME_PEND 0x00020000
|
||||
#define PCIER_DEVICE_CAP2 0x24
|
||||
#define PCIER_DEVICE_CTL2 0x28
|
||||
#define PCIEM_CTL2_COMP_TIMEOUT_VAL 0x000f
|
||||
|
|
|
|||
Loading…
Reference in a new issue