upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-08 16:22:46 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[mips] Add TLB pagemask probing code, and print out the allowable page sizes.

Browse source 
This is from Stacey's work on larger kernel stack sizes for MIPS.  Thanks!

Submitted by:	sson
This commit is contained in:
Adrian Chadd 2015-12-22 15:59:41 +00:00
parent 587d674e16
commit 7b61491a8d
3 changed files with 46 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
sys/mips/include/cpuinfo.h
View file

@ -54,6 +54,7 @@ struct mips_cpuinfo {
u_int8_t cpu_rev;
u_int8_t cpu_impl;
u_int8_t tlb_type;
u_int32_t tlb_pgmask;
u_int16_t tlb_nentries;
u_int8_t icache_virtual;
boolean_t cache_coherent_dma;

13
sys/mips/include/pte.h
View file

@ -188,4 +188,17 @@ typedef pt_entry_t *pd_entry_t;
#endif
#endif /* LOCORE */
/* PageMask Register (CP0 Register 5, Select 0) Values */
#define MIPS3_PGMASK_MASKX 0x00001800
#define MIPS3_PGMASK_4K 0x00000000
#define MIPS3_PGMASK_16K 0x00006000
#define MIPS3_PGMASK_64K 0x0001e000
#define MIPS3_PGMASK_256K 0x0007e000
#define MIPS3_PGMASK_1M 0x001fe000
#define MIPS3_PGMASK_4M 0x007fe000
#define MIPS3_PGMASK_16M 0x01ffe000
#define MIPS3_PGMASK_64M 0x07ffe000
#define MIPS3_PGMASK_256M 0x1fffe000
#endif /* !_MACHINE_PTE_H_ */

33
sys/mips/mips/cpu.c
View file

@ -190,6 +190,14 @@ mips_get_identity(struct mips_cpuinfo *cpuinfo)
cpuinfo->l1.dc_size = cpuinfo->l1.dc_linesize
* cpuinfo->l1.dc_nsets * cpuinfo->l1.dc_nways;
/*
* Probe PageMask register to see what sizes of pages are supported
* by writing all one's and then reading it back.
*/
mips_wr_pagemask(~0);
cpuinfo->tlb_pgmask = mips_rd_pagemask();
mips_wr_pagemask(MIPS3_PGMASK_4K);
#ifndef CPU_CNMIPS
/* L2 cache */
if (!(cfg1 & MIPS_CONFIG_CM)) {
@ -289,9 +297,32 @@ cpu_identify(void)
} else if (cpuinfo.tlb_type == MIPS_MMU_FIXED) {
printf("Fixed mapping");
}
printf(", %d entries\n", cpuinfo.tlb_nentries);
printf(", %d entries ", cpuinfo.tlb_nentries);
}
if (cpuinfo.tlb_pgmask) {
printf("(");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_MASKX)
printf("1K ");
printf("4K ");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_16K)
printf("16K ");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_64K)
printf("64K ");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_256K)
printf("256K ");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_1M)
printf("1M ");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_16M)
printf("16M ");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_64M)
printf("64M ");
if (cpuinfo.tlb_pgmask & MIPS3_PGMASK_256M)
printf("256M ");
printf("pg sizes)");
}
printf("\n");
printf(" L1 i-cache: ");
if (cpuinfo.l1.ic_linesize == 0) {
printf("disabled");