upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-28 04:12:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

arm64: Fix the TCR_TBI0 macro to use UL

Browse source 
This needs to be 1UL to ensure the type is large enough for the shift.

Sponsored by:	Arm Ltd

(cherry picked from commit aea540538991dd9e8cf21c6ca06e09f706bf2d18)
This commit is contained in:
Andrew Turner 2023-09-08 14:27:15 +01:00
parent 628fd849f5
commit 7a64b05196
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
sys/arm64/include/armreg.h
View file

@ -2127,7 +2127,7 @@
#define TCR_TBI1_SHIFT 38
#define TCR_TBI1 (1UL << TCR_TBI1_SHIFT)
#define TCR_TBI0_SHIFT 37
#define TCR_TBI0 (1U << TCR_TBI0_SHIFT)
#define TCR_TBI0 (1UL << TCR_TBI0_SHIFT)
#define TCR_ASID_SHIFT 36
#define TCR_ASID_WIDTH 1
#define TCR_ASID_16 (1UL << TCR_ASID_SHIFT)