upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-04-28 01:28:00 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Alter isa interrupt behaviour on alpha. Rather than send a non-specific

Browse source 
EOI after the ithread runs, send the EOI when we get the interrupt and
disable the source.  After the ithread is run, the source is renabled.
Also, add isa_handle_fast_intr() which handles fast interrupts by sending
an EOI after the handler is run.

This fixes the chronic missing interrupt problems under heavy NFS load
on my UP1000 and should result in greater stability for alphas which
route all irqs through an isa pic.

Discussed with: jhb, bde (sending non-specific EOIs early was bde's idea)
This commit is contained in:
Andrew Gallatin 2000-12-01 22:28:04 +00:00
parent 90e1dc9f59
commit 6e01adb67f
1 changed files with 38 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

42
sys/alpha/isa/isa.c
View file

@ -282,18 +282,50 @@ struct isa_intr {
*/
static void
isa_handle_intr(void *arg)
isa_handle_fast_intr(void *arg)
{
struct isa_intr *ii = arg;
int irq = ii->irq;
ii->intr(ii->arg);
if (ii->irq > 7)
if (irq > 7)
outb(IO_ICU2, 0x20 | (irq & 7));
outb(IO_ICU1, 0x20 | (irq > 7 ? 2 : irq));
}
static void
isa_handle_intr(void *arg)
{
struct isa_intr *ii = arg;
ii->intr(ii->arg);
}
/*
* Send a non-specific EIO early, then disable the source
*/
static void
isa_disable_intr(int vector)
{
int irq = (vector - 0x800) >> 4;
if (irq > 7)
outb(IO_ICU2, 0x20 | (irq & 7));
outb(IO_ICU1, 0x20 | (irq > 7 ? 2 : irq));
isa_intr_disable(irq);
}
static void
isa_enable_intr(int vector)
{
int irq = (vector - 0x800) >> 4;
isa_intr_enable(irq);
}
int
isa_setup_intr(device_t dev, device_t child,
struct resource *irq, int flags,
@ -319,10 +351,12 @@ isa_setup_intr(device_t dev, device_t child,
error = alpha_setup_intr(
device_get_nameunit(child ? child : dev),
0x800 + (irq->r_start << 4), isa_handle_intr, ii,
0x800 + (irq->r_start << 4),
((flags & INTR_FAST) ? isa_handle_fast_intr :
isa_handle_intr), ii,
ithread_priority(flags), flags, &ii->ih,
&intrcnt[INTRCNT_ISA_IRQ + irq->r_start],
NULL, NULL);
isa_disable_intr, isa_enable_intr);
if (error) {
free(ii, M_DEVBUF);
return error;