mirror of
https://github.com/opnsense/src.git
synced 2026-05-28 04:12:45 -04:00
add delays around 16-bit enable/disable a la the driver; w/o this
operation on my ixp435 Cambria board is unreliable
This commit is contained in:
parent
b4e11e4f1a
commit
656c23db6e
1 changed files with 2 additions and 0 deletions
|
|
@ -330,6 +330,7 @@ cfenable16(void)
|
|||
|
||||
val = *dskinf.cs1to;
|
||||
*dskinf.cs1to = val &~ EXP_BYTE_EN;
|
||||
DELAY(100);
|
||||
#if 0
|
||||
DPRINTF("%s: cs1 timing reg %x\n", *dskinf.cs1to, __func__);
|
||||
#endif
|
||||
|
|
@ -340,6 +341,7 @@ cfdisable16(void)
|
|||
{
|
||||
u_int32_t val;
|
||||
|
||||
DELAY(100);
|
||||
val = *dskinf.cs1to;
|
||||
*dskinf.cs1to = val | EXP_BYTE_EN;
|
||||
#if 0
|
||||
|
|
|
|||
Loading…
Reference in a new issue