upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-28 04:12:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Rename INTR_VEC to MAP_IRQ. From the OFW or FDT we obtain a

Browse source 
PIC handle with interrupt pin. This we map to the resource
called SYS_RES_IRQ.
This commit is contained in:
Marcel Moolenaar 2011-02-02 05:58:51 +00:00
parent 70d2183a7d
commit 607ebaaf0c
11 changed files with 24 additions and 24 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
sys/powerpc/include/intr_machdep.h
View file

@ -31,7 +31,7 @@
#define INTR_VECTORS 256
#define MAX_PICS 5
#define INTR_VEC(node, pin) powerpc_get_irq(node, pin)
#define MAP_IRQ(node, pin) powerpc_get_irq(node, pin)
/*
* Default base address for MSI messages on PowerPC

6
sys/powerpc/mpc85xx/pci_fdt.c
View file

@ -554,11 +554,11 @@ fsl_pcib_route_int(struct fsl_pcib_softc *sc, u_int bus, u_int slot, u_int func,
devfn = DEVFN(bus, slot, func);
if (devfn == sc->sc_devfn_via_ide)
intline = INTR_VEC(0, 14);
intline = MAP_IRQ(0, 14);
else if (devfn == sc->sc_devfn_via_ide + 1)
intline = INTR_VEC(0, 10);
intline = MAP_IRQ(0, 10);
else if (devfn == sc->sc_devfn_via_ide + 2)
intline = INTR_VEC(0, 10);
intline = MAP_IRQ(0, 10);
else {
if (intpin != 0)
err = fdt_pci_route_intr(bus, slot, func, intpin,

2
sys/powerpc/ofw/ofw_pcib_pci.c
View file

@ -171,7 +171,7 @@ ofw_pcib_pci_route_interrupt(device_t bridge, device_t dev, int intpin)
* it again on higher levels - that causes problems
* in some cases, and never seems to be required.
*/
return (INTR_VEC(iparent, mintr));
return (MAP_IRQ(iparent, mintr));
}
} else if (intpin >= 1 && intpin <= 4) {
/*

6
sys/powerpc/ofw/ofw_pcibus.c
View file

@ -213,7 +213,7 @@ ofw_pcibus_enum_devtree(device_t dev, u_int domain, u_int busno)
sizeof(icells));
if (iparent != 0)
intr[0] = INTR_VEC(iparent, intr[0]);
intr[0] = MAP_IRQ(iparent, intr[0]);
if (iparent != 0 && icells > 1) {
powerpc_config_intr(intr[0],
@ -348,12 +348,12 @@ ofw_pcibus_assign_interrupt(device_t dev, device_t child)
isz = OF_getprop(node, "AAPL,interrupts", &intr, sizeof(intr));
if (isz == sizeof(intr))
return ((iparent == -1) ? intr : INTR_VEC(iparent, intr));
return ((iparent == -1) ? intr : MAP_IRQ(iparent, intr));
isz = OF_getprop(node, "interrupts", &intr, sizeof(intr));
if (isz == sizeof(intr)) {
if (iparent != -1)
intr = INTR_VEC(iparent, intr);
intr = MAP_IRQ(iparent, intr);
} else {
/* No property: our best guess is the intpin. */
intr = pci_get_intpin(child);

4
sys/powerpc/powermac/cpcht.c
View file

@ -655,7 +655,7 @@ cpcht_alloc_msi(device_t dev, device_t child, int count, int maxcount,
}
for (j = 0; j < count; j++) {
irqs[j] = INTR_VEC(cpcht_msipic, i+j);
irqs[j] = MAP_IRQ(cpcht_msipic, i+j);
sc->htirq_map[i+j].irq_type = IRQ_MSI;
}
mtx_unlock(&sc->htirq_mtx);
@ -695,7 +695,7 @@ cpcht_alloc_msix(device_t dev, device_t child, int *irq)
for (i = 8; i < 124; i++) {
if (sc->htirq_map[i].irq_type == IRQ_NONE) {
sc->htirq_map[i].irq_type = IRQ_MSI;
*irq = INTR_VEC(cpcht_msipic, i);
*irq = MAP_IRQ(cpcht_msipic, i);
mtx_unlock(&sc->htirq_mtx);
return (0);

2
sys/powerpc/powermac/grackle.c
View file

@ -353,7 +353,7 @@ grackle_route_interrupt(device_t bus, device_t dev, int pin)
if (ofw_bus_lookup_imap(ofw_bus_get_node(dev), &sc->sc_pci_iinfo, &reg,
sizeof(reg), &pintr, sizeof(pintr), &mintr, sizeof(mintr),
&iparent, maskbuf))
return (INTR_VEC(iparent, mintr));
return (MAP_IRQ(iparent, mintr));
/* Maybe it's a real interrupt, not an intpin */
if (pin > 4)

2
sys/powerpc/powermac/macgpio.c
View file

@ -191,7 +191,7 @@ macgpio_attach(device_t dev)
OF_searchprop(child, "interrupt-parent", &iparent,
sizeof(iparent));
resource_list_add(&dinfo->mdi_resources, SYS_RES_IRQ,
0, INTR_VEC(iparent, irq), INTR_VEC(iparent, irq),
0, MAP_IRQ(iparent, irq), MAP_IRQ(iparent, irq),
1);
}

10
sys/powerpc/powermac/macio.c
View file

@ -218,12 +218,12 @@ macio_add_intr(phandle_t devnode, struct macio_devinfo *dinfo)
panic("Interrupt but no interrupt parent!\n");
for (i = 0; i < nintr; i+=icells) {
resource_list_add(&dinfo->mdi_resources, SYS_RES_IRQ,
dinfo->mdi_ninterrupts, INTR_VEC(iparent, intr[i]),
INTR_VEC(iparent, intr[i]), 1);
u_int irq = MAP_IRQ(iparent, intr[i]);
dinfo->mdi_interrupts[dinfo->mdi_ninterrupts] =
INTR_VEC(iparent, intr[i]);
resource_list_add(&dinfo->mdi_resources, SYS_RES_IRQ,
dinfo->mdi_ninterrupts, irq, irq, 1);
dinfo->mdi_interrupts[dinfo->mdi_ninterrupts] = irq;
dinfo->mdi_ninterrupts++;
}
}

10
sys/powerpc/powermac/uninorth.c
View file

@ -175,18 +175,18 @@ unin_chip_add_intr(phandle_t devnode, struct unin_chip_devinfo *dinfo)
icells = 1;
for (i = 0; i < nintr; i+=icells) {
u_int irq = MAP_IRQ(iparent, intr[i]);
resource_list_add(&dinfo->udi_resources, SYS_RES_IRQ,
dinfo->udi_ninterrupts, INTR_VEC(iparent, intr[i]),
INTR_VEC(iparent, intr[i]), 1);
dinfo->udi_ninterrupts, irq, irq, 1);
if (icells > 1) {
powerpc_config_intr(INTR_VEC(iparent, intr[i]),
powerpc_config_intr(irq,
(intr[i+1] & 1) ? INTR_TRIGGER_LEVEL :
INTR_TRIGGER_EDGE, INTR_POLARITY_LOW);
}
dinfo->udi_interrupts[dinfo->udi_ninterrupts] =
INTR_VEC(iparent, intr[i]);
dinfo->udi_interrupts[dinfo->udi_ninterrupts] = irq;
dinfo->udi_ninterrupts++;
}
}

2
sys/powerpc/powermac/uninorthpci.c
View file

@ -367,7 +367,7 @@ uninorth_route_interrupt(device_t bus, device_t dev, int pin)
if (ofw_bus_lookup_imap(ofw_bus_get_node(dev), &sc->sc_pci_iinfo, &reg,
sizeof(reg), &pintr, sizeof(pintr), &mintr, sizeof(mintr),
&iparent, maskbuf))
return (INTR_VEC(iparent, mintr));
return (MAP_IRQ(iparent, mintr));
/* Maybe it's a real interrupt, not an intpin */
if (pin > 4)

2
sys/powerpc/powerpc/intr_machdep.c
View file

@ -403,7 +403,7 @@ powerpc_enable_intr(void)
KASSERT(piclist[n].ipis != 0, ("%s", __func__));
error = powerpc_setup_intr("IPI",
INTR_VEC(piclist[n].node, piclist[n].irqs),
MAP_IRQ(piclist[n].node, piclist[n].irqs),
powerpc_ipi_handler, NULL, NULL,
INTR_TYPE_MISC | INTR_EXCL, &ipi_cookie);
if (error) {