upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-09 08:43:19 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fix set but not used warnings in arm64 core code

Browse source
This commit is contained in:
Andrew Turner 2021-12-10 12:06:25 +00:00
parent 1c643b721b
commit 5b616dafac
7 changed files with 9 additions and 17 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
sys/arm64/arm64/busdma_bounce.c
View file

@ -338,11 +338,17 @@ bounce_bus_dma_tag_create(bus_dma_tag_t parent, bus_size_t alignment,
static int
bounce_bus_dma_tag_destroy(bus_dma_tag_t dmat)
{
bus_dma_tag_t dmat_copy, parent;
#ifdef KTR
bus_dma_tag_t dmat_copy;
#endif
bus_dma_tag_t parent;
int error;
error = 0;
#ifdef KTR
dmat_copy = dmat;
#endif
if (dmat != NULL) {
if (dmat->map_count != 0) {

2
sys/arm64/arm64/elf32_machdep.c
View file

@ -204,6 +204,8 @@ freebsd32_fetch_syscall_args(struct thread *td)
panic("Too many system call arguiments");
error = copyin((void *)td->td_frame->tf_x[13], args,
(narg - nap) * sizeof(int));
if (error != 0)
return (error);
for (i = 0; i < (narg - nap); i++)
sa->args[i + nap] = args[i];
}

2
sys/arm64/arm64/exec_machdep.c
View file

@ -211,11 +211,9 @@ set_dbregs(struct thread *td, struct dbreg *regs)
struct debug_monitor_state *monitor;
uint64_t addr;
uint32_t ctrl;
int count;
int i;
monitor = &td->td_pcb->pcb_dbg_regs;
count = 0;
monitor->dbg_enable_count = 0;
for (i = 0; i < DBG_BRP_MAX; i++) {

4
sys/arm64/arm64/freebsd32_machdep.c
View file

@ -165,11 +165,9 @@ set_fpcontext32(struct thread *td, mcontext32_vfp_t *mcp)
static void
get_mcontext32(struct thread *td, mcontext32_t *mcp, int flags)
{
struct pcb *pcb;
struct trapframe *tf;
int i;
pcb = td->td_pcb;
tf = td->td_frame;
if ((flags & GET_MC_CLEAR_RET) != 0) {
@ -315,14 +313,12 @@ freebsd32_sendsig(sig_t catcher, ksiginfo_t *ksi, sigset_t *mask)
struct sysentvec *sysent;
int onstack;
int sig;
int code;
siginfo_to_siginfo32(&ksi->ksi_info, &siginfo);
td = curthread;
p = td->td_proc;
PROC_LOCK_ASSERT(p, MA_OWNED);
sig = ksi->ksi_signo;
code = ksi->ksi_code;
psp = p->p_sigacts;
mtx_assert(&psp->ps_mtx, MA_OWNED);
tf = td->td_frame;

4
sys/arm64/arm64/gic_v3.c
View file

@ -489,10 +489,6 @@ gic_v3_read_ivar(device_t dev, device_t child, int which, uintptr_t *result)
static int
gic_v3_write_ivar(device_t dev, device_t child, int which, uintptr_t value)
{
struct gic_v3_softc *sc;
sc = device_get_softc(dev);
switch(which) {
case GICV3_IVAR_NIRQS:
case GICV3_IVAR_REDIST:

4
sys/arm64/arm64/gicv3_its.c
View file

@ -1025,9 +1025,7 @@ static void
gicv3_its_pre_ithread(device_t dev, struct intr_irqsrc *isrc)
{
struct gicv3_its_irqsrc *girq;
struct gicv3_its_softc *sc;
sc = device_get_softc(dev);
girq = (struct gicv3_its_irqsrc *)isrc;
gic_icc_write(EOIR1, girq->gi_lpi + GIC_FIRST_LPI);
}
@ -1042,9 +1040,7 @@ static void
gicv3_its_post_filter(device_t dev, struct intr_irqsrc *isrc)
{
struct gicv3_its_irqsrc *girq;
struct gicv3_its_softc *sc;
sc = device_get_softc(dev);
girq = (struct gicv3_its_irqsrc *)isrc;
gic_icc_write(EOIR1, girq->gi_lpi + GIC_FIRST_LPI);
}

2
sys/arm64/arm64/mp_machdep.c
View file

@ -710,12 +710,10 @@ cpu_mp_announce(void)
static void
cpu_count_acpi_handler(ACPI_SUBTABLE_HEADER *entry, void *arg)
{
ACPI_MADT_GENERIC_INTERRUPT *intr;
u_int *cores = arg;
switch(entry->Type) {
case ACPI_MADT_TYPE_GENERIC_INTERRUPT:
intr = (ACPI_MADT_GENERIC_INTERRUPT *)entry;
(*cores)++;
break;
default: