mirror of
https://github.com/opnsense/src.git
synced 2026-04-20 21:59:20 -04:00
Fix a brain fart. Since this file is shared between i386 and amd64, a
bus_size_t may be 32 or 64 bits. Change the bounce_zone alignment field to explicitly be 32 bits, as I can't really imagine a DMA device that needs anything close to 2GB alignment of data.
This commit is contained in:
parent
dd616d40f7
commit
407dcb49df
1 changed files with 3 additions and 3 deletions
|
|
@ -100,7 +100,7 @@ struct bounce_zone {
|
|||
int total_bounced;
|
||||
int total_deferred;
|
||||
int map_count;
|
||||
bus_size_t alignment;
|
||||
uint32_t alignment;
|
||||
bus_addr_t lowaddr;
|
||||
char zoneid[8];
|
||||
char lowaddrid[20];
|
||||
|
|
@ -1060,9 +1060,9 @@ alloc_bounce_zone(bus_dma_tag_t dmat)
|
|||
SYSCTL_ADD_STRING(busdma_sysctl_tree(bz),
|
||||
SYSCTL_CHILDREN(busdma_sysctl_tree_top(bz)), OID_AUTO,
|
||||
"lowaddr", CTLFLAG_RD, bz->lowaddrid, 0, "");
|
||||
SYSCTL_ADD_UQUAD(busdma_sysctl_tree(bz),
|
||||
SYSCTL_ADD_UINT(busdma_sysctl_tree(bz),
|
||||
SYSCTL_CHILDREN(busdma_sysctl_tree_top(bz)), OID_AUTO,
|
||||
"alignment", CTLFLAG_RD, &bz->alignment, "");
|
||||
"alignment", CTLFLAG_RD, &bz->alignment, 0, "");
|
||||
|
||||
return (0);
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in a new issue