upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-28 04:12:45 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Defined CCR6 and CCR7 (configuration registers of M2 CPU.)

Browse source
This commit is contained in:
KATO Takenori 1998-03-04 11:39:16 +00:00
parent 917e476dad
commit 3a94cb7f7d
2 changed files with 10 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
sys/amd64/include/specialreg.h
View file

@ -31,7 +31,7 @@
* SUCH DAMAGE.
*
* from: @(#)specialreg.h 7.1 (Berkeley) 5/9/91
* $Id: specialreg.h,v 1.13 1997/03/22 18:53:11 kato Exp $
* $Id: specialreg.h,v 1.14 1997/07/21 17:53:51 fsmp Exp $
*/
#ifndef _MACHINE_SPECIALREG_H_
@ -151,6 +151,10 @@
#define CCR5_LBR1 0x10 /* Local bus region 1 */
#define CCR5_ARREN 0x20 /* Enables ARR region */
#define CCR6 0xea
#define CCR7 0xeb
/* Performance Control Register (5x86 only). */
#define PCR0 0x20
#define PCR0_RSTK 0x01 /* Enables return stack */

6
sys/i386/include/specialreg.h
View file

@ -31,7 +31,7 @@
* SUCH DAMAGE.
*
* from: @(#)specialreg.h 7.1 (Berkeley) 5/9/91
* $Id: specialreg.h,v 1.13 1997/03/22 18:53:11 kato Exp $
* $Id: specialreg.h,v 1.14 1997/07/21 17:53:51 fsmp Exp $
*/
#ifndef _MACHINE_SPECIALREG_H_
@ -151,6 +151,10 @@
#define CCR5_LBR1 0x10 /* Local bus region 1 */
#define CCR5_ARREN 0x20 /* Enables ARR region */
#define CCR6 0xea
#define CCR7 0xeb
/* Performance Control Register (5x86 only). */
#define PCR0 0x20
#define PCR0_RSTK 0x01 /* Enables return stack */