upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-06-09 08:43:19 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

mca: Remove excessively verbose debug messages.

Browse source 
Expecially in case of AMD there was more than dozen lines per CPU.

MFC after:	1 week

(cherry picked from commit 935dc0de88)
This commit is contained in:
Alexander Motin 2021-12-07 22:27:09 -05:00
parent 00c069c68c
commit 218457166f
2 changed files with 0 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
sys/x86/x86/local_apic.c
View file

@ -1464,8 +1464,6 @@ native_lapic_enable_cmc(void)
("%s: missing APIC %u", __func__, apic_id));
lapics[apic_id].la_lvts[APIC_LVT_CMCI].lvt_masked = 0;
lapics[apic_id].la_lvts[APIC_LVT_CMCI].lvt_active = 1;
if (bootverbose)
printf("lapic%u: CMCI unmasked\n", apic_id);
}
static int
@ -1495,8 +1493,6 @@ native_lapic_enable_mca_elvt(void)
}
lapics[apic_id].la_elvts[APIC_ELVT_MCA].lvt_masked = 0;
lapics[apic_id].la_elvts[APIC_ELVT_MCA].lvt_active = 1;
if (bootverbose)
printf("lapic%u: MCE Thresholding ELVT unmasked\n", apic_id);
return (APIC_ELVT_MCA);
}

5
sys/x86/x86/mca.c
View file

@ -1223,11 +1223,6 @@ amd_thresholding_monitor(int i)
return;
}
/* Re-use Intel CMC support infrastructure. */
if (bootverbose)
printf("%s: Starting AMD thresholding on bank %d\n", __func__,
i);
cc = &amd_et_state[PCPU_GET(cpuid)][i];
cc->cur_threshold = 1;
amd_thresholding_start(cc, i);