upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-04-15 14:29:58 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
opnsense-src/sys/conf/options.powerpc

20 lines
300 B
Text
Raw Normal View History

The final commit for the first phase of PowerPC support. This adds the config stuff needed to build kernels. Reviewed by: obrien
2001-06-17 05:39:44 -04:00
# $FreeBSD$
Add a cosmetic comment.
2001-08-02 19:54:23 -04:00
# Options specific to the powerpc platform kernels
The final commit for the first phase of PowerPC support. This adds the config stuff needed to build kernels. Reviewed by: obrien
2001-06-17 05:39:44 -04:00
Rename OEA to AIM. The former means nothing as it applies to all processors (it's the PowerPC Operating Environment Architecture). AIM designates the processors made by the Apple-IBM-Motorola alliance and those we typically support. While here, remove the NetBSD option IPKDB. It's not an option used by us. Also, PPC_HAVE_FPU is not used by us either. Remove that too. Obtained from: Juniper, Semihalf
2007-12-15 19:45:56 -05:00
AIM opt_global.h
Initial support for Freescale PowerQUICC III MPC85xx system-on-chip family. The PQ3 is a high performance integrated communications processing system based on the e500 core, which is an embedded RISC processor that implements the 32-bit Book E definition of the PowerPC architecture. For details refer to: http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MPC8555E This port was tested and successfully run on the following members of the PQ3 family: MPC8533, MPC8541, MPC8548, MPC8555. The following major integrated peripherals are supported: * On-chip peripherals bus * OpenPIC interrupt controller * UART * Ethernet (TSEC) * Host/PCI bridge * QUICC engine (SCC functionality) This commit brings the main functionality and will be followed by individual drivers that are logically separate from this base. Approved by: cognet (mentor) Obtained from: Juniper, Semihalf MFp4: e500
2008-03-03 12:17:00 -05:00
E500 opt_global.h
The final commit for the first phase of PowerPC support. This adds the config stuff needed to build kernels. Reviewed by: obrien
2001-06-17 05:39:44 -04:00
Hook-up the FPU emulator. It's optional upon FPU_EMU.
2008-02-23 15:16:38 -05:00
FPU_EMU
Add required GFB options as well as one for ofw/syscons.
2004-01-21 00:20:58 -05:00
GFB_DEBUG opt_gfb.h
GFB_NO_FONT_LOADING opt_gfb.h
GFB_NO_MODE_CHANGE opt_gfb.h
Driver for the Apple UniNorth Host-PCI bridge. This is in a PowerMac-specific subdirectory as it is hoped that we will support more than just the PowerMac platform.
2002-07-09 09:34:09 -04:00
POWERMAC opt_platform.h
Initial support for Freescale PowerQUICC III MPC85xx system-on-chip family. The PQ3 is a high performance integrated communications processing system based on the e500 core, which is an embedded RISC processor that implements the 32-bit Book E definition of the PowerPC architecture. For details refer to: http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MPC8555E This port was tested and successfully run on the following members of the PQ3 family: MPC8533, MPC8541, MPC8548, MPC8555. The following major integrated peripherals are supported: * On-chip peripherals bus * OpenPIC interrupt controller * UART * Ethernet (TSEC) * Host/PCI bridge * QUICC engine (SCC functionality) This commit brings the main functionality and will be followed by individual drivers that are logically separate from this base. Approved by: cognet (mentor) Obtained from: Juniper, Semihalf MFp4: e500
2008-03-03 12:17:00 -05:00
MPC85XX opt_platform.h
Options that go into homonymous headers shouldn't specify the header name. Submitted by: Hiten Pandya <hiten@unixdaemons.com>
2003-04-12 05:40:37 -04:00
PSIM
Add required GFB options as well as one for ofw/syscons.
2004-01-21 00:20:58 -05:00
SC_OFWFB opt_ofwfb.h
Catch up with sparc64 OFWCONS_POLL_HZ change
2004-06-25 09:44:34 -04:00
OFWCONS_POLL_HZ opt_ofw.h
Reference in a new issue Copy permalink